Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Flexible noise and delay modeling of circuit stages for static timing analysis of integrated circuit designs

Flexible noise and delay modeling of circuit stages for static timing analysis of integrated circuit designs

US Patent 8595669 · Granted Nov 26, 2013

Estimated economic value: $2,893,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Automated system and method for circuit design2025
Die to die interface circuit2024
Circuit design modification using timing-based yield calculation2024
Automated system and method for circuit design2024
Cell instance charge model for delay calculation2023
Semiconductor device in 3D stack with communication interface and managing metho2023
Interface for semiconductor device and interfacing method thereof2023
Data protection system and method thereof for 3D semiconductor device2023
Die to die interface circuit2023
Automated system and method for circuit design2023
Method, system, and product for deferred merge based method for graph based anal2021
Interface for semiconductor device with symmetric bond pattern and method for ar2021