Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Prefetching with multiple processors and threads via a coherency bus

Prefetching with multiple processors and threads via a coherency bus

US Patent 8543767 · Granted Sep 24, 2013

Estimated economic value: $6,780,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Stacked, reconfigurable co-regulation of processing units for ultra-wide DVFS2023
Hardware accelerator with locally stored macros2021
Employing single error correction and triple error detection to optimize bandwid2021
Vector cross-compare count and sequence instructions2021
Processor that includes a special store instruction used in regions of a compute2021
Processor with hybrid pipeline capable of operating in out-of-order and in-order2020
Providing variable interpretation of usefulness indicators for memory tables in 2020
Processor that detects memory aliasing in hardware and assures correct operation2020
Managing servers with quality of service assurances2020
Managing servers with quality of service assurances2020
Power series truncation using constant tables for function interpolation in tran2020
Performing register promotion optimizations in a computer program in regions whe2020