Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for generating an integrated and unified view of IP-cores for hierarchical analysis of a system on chip (SoC) design

Method for generating an integrated and unified view of IP-cores for hierarchical analysis of a system on chip (SoC) design

US Patent 8533647 · Granted Sep 10, 2013

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Machine-learning-based design-for-test (DFT) recommendation system for improving2025
Scan chain formation for improving chain resolution2025
Automated determinaton of failure mode distribution2023
Machine-learning-based design-for-test (DFT) recommendation system for improving2023
Integrated circuit design modification for localization of scan chain defects2022
Formal clock network analysis, visualization, verification and generation2020
System and method for netlist clock domain crossing verification2017
System and method for reactive initialization based formal verification of elect2017
Method and apparatus using formal methods for checking generated-clock timing de2015
Method and apparatus using formal methods for checking generated-clock timing de2015
System and method for a hybrid clock domain crossing verification2015
System and method for strengthening of a circuit element to reduce an integrated2015