Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Statistical delay and noise calculation considering cell and interconnect variations

Statistical delay and noise calculation considering cell and interconnect variations

US Patent 8495544 · Granted Jul 23, 2013

Estimated economic value: $19,215,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method to compute timing yield and yield bottleneck using correlated sample gene2024
Analyzing delay variations and transition time variations for electronic circuit2022
Analyzing delay variations and transition time variations for electronic circuit2020
Circuit timing analysis2020
Analyzing delay variations and transition time variations for electronic circuit2019
Augmented simulation method for waveform propagation in delay calculation2016
Pressure and acceleration based pedestrian impact sensor assembly for motor vehi2015
Statistical corner evaluation for complex on-chip variation model2014
Statistical corner evaluation for complex on-chip variation model2014
Dual-box location aware and dual-bitmap voltage domain aware on-chip variation t2014
Statistical corner evaluation for complex on chip variation model2013
Statistical corner evaluation for complex on chip variation model2013