Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Structure and method for buried inductors for ultra-high resistivity wafers for SOI/RF SiGe applications

Structure and method for buried inductors for ultra-high resistivity wafers for SOI/RF SiGe applications

US Patent 8487379 · Granted Jul 16, 2013

Estimated economic value: $5,283,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Structure and method of latchup robustness with placement of through wafer via w2021
Method for forming FinFET device structure2020
Centering substrates on a chuck2019
Structure and method of latchup robustness with placement of through wafer via w2019
Tapered gate oxide in LDMOS devices2018
FinFET device structure and method for forming same2018
Centering substrates on a chuck2018
Structures with contact trenches and isolation trenches2018
Structure and method of latchup robustness with placement of through wafer via w2017
Semiconductor device with metal extrusion formation2017
Semiconductor device with metal extrusion formation2017
Apparatus and method for centering substrates on a chuck2017