Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods and apparatus to reduce layout based strain variations in non-planar transistor structures

Methods and apparatus to reduce layout based strain variations in non-planar transistor structures

US Patent 8487348 · Granted Jul 16, 2013

Estimated economic value: $27,254,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Nanowire transistor fabrication with hardmask layers2025
Nanowire transistor fabrication with hardmask layers2025
Gate-all-around integrated circuit structures having germanium-diffused nanoribb2025
Transistor gate trench engineering to decrease capacitance and resistance2025
Capacitor connections in dielectric layers2025
Formation of gate spacers for strained PMOS gate-all-around transistor structure2025
Field effect transistors with a gated oxide semiconductor source/drain spacer2025
Integration methods to fabricate internal spacers for nanowire devices2025
Transistor structures with a metal oxide contact buffer and a method of fabricat2025
Device, method and system to provide a stressed channel of a transistor2025
Asymmetric gate structures and contacts for stacked transistors2025
Gate-all-around integrated circuit structures having high mobility2025