Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Decoded register outputs enabling test clock to selected asynchronous domains

Decoded register outputs enabling test clock to selected asynchronous domains

US Patent 8479068 · Granted Jul 2, 2013

Estimated economic value: $6,644,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and apparatus for multiple memory shared collar architecture2018
Continuous write and read operations for memories with latencies2018
Method and apparatus for optimized memory test status detection and debug2017
Programmable scannable storage circuit2014
Methods, devices and software applications for facilitating a development of a c2014
Achieving desired synchronization at sequential elements while testing integrate2008