Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Achieving desired synchronization at sequential elements while testing integrated circuits using sequential scan techniques

Achieving desired synchronization at sequential elements while testing integrated circuits using sequential scan techniques

US Patent 7373571 · Granted May 13, 2008

Estimated economic value: $9,295,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and apparatus for multiple memory shared collar architecture2018
Continuous write and read operations for memories with latencies2018
Method and apparatus for optimized memory test status detection and debug2017
Programmable scannable storage circuit2014
Methods, devices and software applications for facilitating a development of a c2014
Decoded register outputs enabling test clock to selected asynchronous domains2013
Method and apparatus for establishing a link over a preferred media in an ethern2011
Ethernet automatic media selection logic with preferred medium selector2010
Arrangement for switching infiniband packets using switching tag at start of pac2010
Arrangement for reducing application execution based on a determined lack of flo2009
Method and apparatus for fiber auto-negotiation2009
Ethernet automatic fiber/copper media selection logic2008