Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for optimized memory test status detection and debug

Method and apparatus for optimized memory test status detection and debug

US Patent 9711241 · Granted Jul 18, 2017

Estimated economic value: $8,551,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Systems and methods for spam blocking using artificial intelligence in a tiered 2025
Interleaved testing of digital and analog subsystems with on-chip testing interf2024
Interleaved testing of digital and analog subsystems with on-chip testing interf2022
Memory with concurrent fault detection and redundancy2022
Fusebox-based memory repair using redundant memories2019
Fusebox-based memory repair using redundant memories2019
In-field self-test controller for safety critical automotive use cases2019
Method and apparatus for multiple memory shared collar architecture2018
Method and apparatus for multiple memory shared collar architecture2018
Method and apparatus for multiple memory shared collar architecture2018
Method and apparatus for multiple memory shared collar architecture2018
Continuous write and read operations for memories with latencies2018