Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Interleaved testing of digital and analog subsystems with on-chip testing interface

Interleaved testing of digital and analog subsystems with on-chip testing interface

US Patent 11940490 · Granted Mar 26, 2024

Estimated economic value: $17,857,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Interleaved testing of digital and analog subsystems with on-chip testing interf2022
Memory with concurrent fault detection and redundancy2022
Fusebox-based memory repair using redundant memories2019
Method and apparatus for optimized memory test status detection and debug2017
System, method and computer program product for a network analyzer business mode2010
System, method and computer program product for a network analyzer business mode2009
Enterprise interface for network analysis reporting2005
Enterprise network analyzer host controller/agent interface system and method2004
Enterprise network analyzer agent system and method2004