Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Latch circuit with single node single-event-upset immunity

Latch circuit with single node single-event-upset immunity

US Patent 8476951 · Granted Jul 2, 2013

Estimated economic value: $6,644,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Mid-cycle adjustment of internal clock signal timing2020
Circuit and method for imprint reduction in FRAM memories2018
Circuit and method for imprint reduction in FRAM memories2017
Circuit and method for imprint reduction in FRAM memories2016
Timing compensation using the system clock2016
Single sided bit line restore for power reduction2015
Power reduction circuit and method2014
Method and apparatus pertaining to a ferroelectric random access memory2014
Method and apparatus pertaining to a ferroelectric random access memory2014
Ferroelectric memory with shunt device2013
Ferroelectric memory write-back2013
Differential plate line screen test for ferroelectric latch circuits2013