Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Mid-cycle adjustment of internal clock signal timing

Mid-cycle adjustment of internal clock signal timing

US Patent 10631248 · Granted Apr 21, 2020

Estimated economic value: $23,067,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

eFUSE programming feedback circuits and methods2024
Re-programmable integrated circuit architecture and method of manufacture2023
SRAM cell having an n-well bias2020
Circuit and method for imprint reduction in FRAM memories2018
Circuit and method for imprint reduction in FRAM memories2017
SRAM well-tie with an uninterrupted grated first poly and first contact patterns2017
Read-current and word line delay path tracking for sense amplifier enable timing2017
Circuit and method for imprint reduction in FRAM memories2016
Timing compensation using the system clock2016
SRAM well-tie with an uninterrupted grated first poly and first contact patterns2015
Single sided bit line restore for power reduction2015
Method of screening static random access memory cells for positive bias temperat2015