Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Circuit and method for imprint reduction in FRAM memories

Circuit and method for imprint reduction in FRAM memories

US Patent 10153025 · Granted Dec 11, 2018

Estimated economic value: $32,817,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and system for performing image signal processing2025
Methods and systems for activating a door lock in a vehicle2024
Methods and apparatus to create a physically unclonable function2024
Method and electronic device for providing authentication using an image sensor2023
Methods and apparatus to determine and apply polarity-based error correction cod2023
Convolution streaming engine for deep neural networks2023
System and method for convolutional layer structure for neural networks2023
Low energy accelerator processor architecture with short parallel instruction wo2022
Methods and apparatus to detect and correct errors in destructive read non-volat2021
Performing a loop closure detection2021
Performing an iterative bundle adjustment for an imaging device2021
Methods and apparatus to create a physically unclonable function2020