Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Power reduction circuit and method

Power reduction circuit and method

US Patent 8811057 · Granted Aug 19, 2014

Estimated economic value: $9,993,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Mid-cycle adjustment of internal clock signal timing2020
Circuit and method for imprint reduction in FRAM memories2018
Method to maintain power supply voltage during brownout2018
Circuit and method for imprint reduction in FRAM memories2017
Circuit and method for imprint reduction in FRAM memories2016
Timing compensation using the system clock2016
Single sided bit line restore for power reduction2015
Single sided bit line restore for power reduction2015
Method and apparatus pertaining to a ferroelectric random access memory2014
Method and apparatus pertaining to a ferroelectric random access memory2014
Method of reading a ferroelectric memory cell2013
Ferroelectric memory with shunt device2013