Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Configuration of connections in a 3D stack of integrated circuits

Configuration of connections in a 3D stack of integrated circuits

US Patent 8476771 · Granted Jul 2, 2013

Estimated economic value: $6,261,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Active control for two-phase cooling2022
Half-precision floating-point arrays at low overhead2022
Instruction fusion after register rename2022
Coalescing global completion table entries in an out-of-order processor2021
Instruction selection mechanism with class-dependent age-array2021
Head and tail pointer manipulation in a first-in-first-out issue queue2021
Scalable dependency matrix with a single summary bit in an out-of-order processo2021
Block based allocation and deallocation of issue queue entries2021
Buffered instruction dispatching to an issue queue2021
Issue queue with dynamic shifting between ports2021
Dynamic redundancy for memory2020
Scalable dependency matrix with wake-up columns for long latency instructions in2020