Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Scalable dependency matrix with wake-up columns for long latency instructions in an out-of-order processor

Scalable dependency matrix with wake-up columns for long latency instructions in an out-of-order processor

US Patent 10802829 · Granted Oct 13, 2020

Estimated economic value: $4,674,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Pseudo lock-step execution across CPU cores2025
Dependency skipping in a load-compare-jump sequence of instructions by incorpora2024
Inferring future value for speculative branch resolution in a microprocessor2024
Inferring future value for speculative branch resolution2023
Dependency skipping execution2023
Active control for two-phase cooling2022
Ultra-low precision floating-point fused multiply-accumulate unit2022
Half-precision floating-point arrays at low overhead2022
Instruction fusion after register rename2022
Instruction fusion after register rename2022
Providing a dynamic random-access memory cache as second type memory2022
Coalescing global completion table entries in an out-of-order processor2021