Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Parallel parasitic processing in static timing analysis

Parallel parasitic processing in static timing analysis

US Patent 8473886 · Granted Jun 25, 2013

Estimated economic value: $3,652,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Performing timing constraint equivalence checking on circuit designs2025
Static timing analysis of multi-die three-dimensional integrated circuits2025
Memory efficient scalable distributed static timing analysis using structure bas2024
Method to perform full accuracy hierarchical block level timing analysis with pa2019
Look-ahead timing prediction for multi-instance module (MIM) engineering change 2019
Determining slack estimates for multiple instances of a cell in a hierarchical c2017
Simplifying modes of an electronic circuit by reducing constraints2016
Determining a design attribute by estimation and by calibration of estimated val2014
Automatic reduction of modes of electronic circuits for timing analysis2014
Recursive hierarchical static timing analysis2014
Recursive hierarchical static timing analysis2014
Automatic generation of merged mode constraints for electronic circuits2014