Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method to perform full accuracy hierarchical block level timing analysis with parameterized chip level contexts

Method to perform full accuracy hierarchical block level timing analysis with parameterized chip level contexts

US Patent 10423742 · Granted Sep 24, 2019

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Certificate application method and device2025
Memory efficient scalable distributed static timing analysis using structure bas2024
Determining slack estimates for multiple instances of a cell in a hierarchical c2017
Thermometer2015
Recursive hierarchical static timing analysis2014
Parallel parasitic processing in static timing analysis2013
Recursive hierarchical static timing analysis2013
Path preserving design partitioning with redundancy2012
System and method for providing distributed static timing analysis with merged r2010