Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for creating test clock domain during integrated circuit design, and associated computer readable medium

Method for creating test clock domain during integrated circuit design, and associated computer readable medium

US Patent 8468407 · Granted Jun 18, 2013

Estimated economic value: $6,535,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Capture IR drop analyzer and analyzing method thereof2025
Optical element driving mechanism2025
Optical system2024
Multi-channel static CT device2024
Optical element driving mechanism2024
Optical element driving mechanism2023
Optical system2023
Driving mechanism2023
Apparatus for adjusting skew of circuit signal and adjusting method thereof2023
Optical system2023
Optical system2023
Asynchronous circuits and test methods2022