{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Integrated circuit devices and methods of forming memory array and peripheral circuitry isolation", "item": "https://www.patentleaderboard.com/patent/8461016"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integrated circuit devices and methods of forming memory array and peripheral circuitry isolation

Integrated circuit devices and methods of forming memory array and peripheral circuitry isolation

US Patent 8461016 · Granted Jun 11, 2013

Estimated economic value: $4,425,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

3D isolation of a segmentated 3D nanosheet channel region2025
3D isolation of a segmentated 3D nanosheet channel region2025
3D advanced transistor architecture integrated with source/drain spider design2025
3D hybrid memory using horizontally oriented conductive dielectric channel regio2025
High performance 3D compact transistor architecture2025
Electronic atomizing device2025
Systems and methods for multi-factor traffic scheduling in a wireless network2025
3D horizontal DRAM with in-situ bridge2025
Three-dimensional plurality of N horizontal memory cells with enhanced high perf2025
In-situ lithography pattern enhancement with localized stress treatment tuning u2025
Vertical transistors and methods for forming the same2025
Compact 3D design and connections with optimum 3D transistor stacking2025