Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Determining intra-die wirebond pad placement locations in integrated circuit

Determining intra-die wirebond pad placement locations in integrated circuit

US Patent 8448118 · Granted May 21, 2013

Estimated economic value: $6,083,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Packaging stacked substrates and an integrated circuit die using a lid and a sti2025
Heat sink configuration for multi-chip module2023
IC chip package with dummy solder structure under corner, and related method2023
Anti-vibration optical device2022
Enabling of functional logic in IC using thermal sequence enabling test2022
IC chip package with dummy solder structure under corner, and related method2021
Dual bond pad structure for photonics2021
Dual bond pad structure for photonics2020
Method of manufacturing chip-on-chip structure comprising sinterted pillars2020
Tamper detection for a chip package2020
Dual bond pad structure for photonics2019
Chip-on-chip structure and methods of manufacture2019