Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Optimizing layout of irregular structures in regular layout context

Optimizing layout of irregular structures in regular layout context

US Patent 8448102 · Granted May 21, 2013

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Cosmetic composition comprising vetiver root extract2023
Methods, structures, and designs for self-aligning local interconnects used in i2020
Semiconductor chip including integrated circuit having cross-coupled transistor 2020
Semiconductor chip including integrated circuit having cross-coupled transistor 2020
Cross-coupled transistor circuit defined on four gate electrode tracks2020
Cross-coupled transistor circuit defined on four gate electrode tracks2020
Cross-coupled transistor circuit defined on three gate electrode tracks2020
Cross-coupled transistor circuit defined on three gate electrode tracks2020
Cell circuit and layout with linear finfet structures2019
Circuitry and layouts for XOR and XNOR logic2019
Semiconductor chip having region including gate electrode features of rectangula2019
Semiconductor chip having region including gate electrode features formed in par2019