Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › N-way parallel turbo decoder architecture

N-way parallel turbo decoder architecture

US Patent 8438434 · Granted May 7, 2013

Estimated economic value: $16,896,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Signal processing with error correction2020
Integrated circuit device and method for reading data from an SRAM memory2019
Integrated circuit device and method for applying error correction to SRAM memor2019
Method and apparatus for dynamically assigning master/slave roles within a distr2019
Demodulation and decoding2018
Signal processing circuits2018
Integrated circuit device and method for reducing SRAM leakage2017
Reduced memory iterative baseband processing2016
Multi-standard viterbi processor2014
Reconfigurable interleaver having reconfigurable counters2014
Scalar/vector processor that includes a functional unit with a vector section an2013
Bitwise reliability indicators from survivor bits in Viterbi decoders2013