| 10644837 |
Signal processing with error correction |
Semih Serbetli |
2020-05-05 |
| 10437666 |
Integrated circuit device and method for reading data from an SRAM memory |
Ajay Kapoor |
2019-10-08 |
| 10223197 |
Integrated circuit device and method for applying error correction to SRAM memory |
Ajay Kapoor, Steven Mark Thoen, Jose Pineda de Gyvez |
2019-03-05 |
| 10171223 |
Method and apparatus for dynamically assigning master/slave roles within a distributed antenna diversity receiver apparatus |
Artur Tadeusz Burchard |
2019-01-01 |
| 10097382 |
Demodulation and decoding |
Semih Serbetli, Alessio Filippi |
2018-10-09 |
| 9893920 |
Signal processing circuits |
Audrey Christine Andrée Cuenin |
2018-02-13 |
| 9778983 |
Integrated circuit device and method for reducing SRAM leakage |
Ajay Kapoor |
2017-10-03 |
| 9425922 |
Reduced memory iterative baseband processing |
— |
2016-08-23 |
| 8904266 |
Multi-standard viterbi processor |
Weihua Tang, Frits Anthonie Steenhof, Marc Klaassen, Andries Pieter Hekstra, Sergie Valerjewitsch Sawitzki |
2014-12-02 |
| 8874858 |
Reconfigurable interleaver having reconfigurable counters |
— |
2014-10-28 |
| 8510534 |
Scalar/vector processor that includes a functional unit with a vector section and a scalar section |
Cornelis Van Berkel, Patrick Peter Elizabeth Meuwissen |
2013-08-13 |
| 8438434 |
N-way parallel turbo decoder architecture |
— |
2013-05-07 |
| 8433975 |
Bitwise reliability indicators from survivor bits in Viterbi decoders |
Andries Pieter Hekstra |
2013-04-30 |