Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integrated circuit device and method for reducing SRAM leakage

Integrated circuit device and method for reducing SRAM leakage

US Patent 9778983 · Granted Oct 3, 2017

Estimated economic value: $4,270,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Recycling capacitance energy from active mode to low power mode2021
Self-regulating body-biasing techniques for process, voltage, and temperature (P2020
Closed-loop adaptive voltage, body-biasing and frequency scaling2020
Memory system2020
Signal processing with error correction2020
Integrated circuit device and method for reading data from an SRAM memory2019
Integrated circuit device and method for reading data from an SRAM memory2019
Level shifter circuit with transistor drive strength variation compensation2019
Integrated circuit device and method for applying error correction to SRAM memor2019
Integrated circuit device and method for applying error correction to SRAM memor2019
Control system for controlling the power consumption of a wirelessly powered ele2019
Method and apparatus for dynamically assigning master/slave roles within a distr2019