Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integrated circuit device and method for applying error correction to SRAM memory

Integrated circuit device and method for applying error correction to SRAM memory

US Patent 10223197 · Granted Mar 5, 2019

Estimated economic value: $18,235,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Near-field interface device2024
Recycling capacitance energy from active mode to low power mode2021
Acoustic device2021
Self-regulating body-biasing techniques for process, voltage, and temperature (P2020
Closed-loop adaptive voltage, body-biasing and frequency scaling2020
Memory system2020
Signal processing with error correction2020
Wireless communication device2020
Wireless communication device2019
Integrated circuit device and method for reading data from an SRAM memory2019
Integrated circuit device and method for reading data from an SRAM memory2019
Wireless device communication2019