Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for repeated block modification for chip routing

Method for repeated block modification for chip routing

US Patent 8407650 · Granted Mar 26, 2013

Estimated economic value: $3,032,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Alignment cost for integrated circuit placement2025
Generating integrated circuit placements using neural networks2025
Generating integrated circuit placements using neural networks2023
Generating integrated circuit placements using neural networks2023
Generating integrated circuit placements using neural networks2022
Timing analysis and optimization of asynchronous circuit designs2019
Timing analysis and optimization of asynchronous circuit designs2019
Method for repeated block modification for chip routing2014
Method for repeated block modification for chip routing2014
Method for repeated block modification for chip routing2014
Method for repeated block modification for chip routing2014
Method for repeated block timing analysis2011