Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for repeated block timing analysis

Method for repeated block timing analysis

US Patent 7971168 · Granted Jun 28, 2011

Assignee

No assignee recorded.

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Alignment cost for integrated circuit placement2025
Generating integrated circuit placements using neural networks2025
Generating integrated circuit placements using neural networks2023
Generating integrated circuit placements using neural networks2023
Generating integrated circuit placements using neural networks2022
Timing analysis and optimization of asynchronous circuit designs2019
Method for repeated block modification for chip routing2014
Method for repeated block modification for chip routing2014
Method for repeated block modification for chip routing2013
Method for repeated block modification for chip routing2013
Standard block architecture for integrated circuit design2003
Integrated circuit architecture with standard blocks2002