Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for enabling resource allocation identification at the instruction level in a processor system

Method and apparatus for enabling resource allocation identification at the instruction level in a processor system

US Patent 8407451 · Granted Mar 26, 2013

Estimated economic value: $5,395,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Automating addition of power supply rails, fences, and level translators to a mo2024
Migration of a logical partition between mutually non-coherent host data process2023
Cell culture system and method2023
Clock-gating phase algebra for clock analysis2021
Circuit design analyzer2020
Phase algebra for virtual clock and mode extraction in hierarchical designs2020
Conditional phase algebra for clock analysis2020
Glitch-aware phase algebra for clock analysis2020
Clock-gating phase algebra for clock analysis2019
Phase algebra for specifying clocks and modes in hierarchical designs2019
Clock-gating phase algebra for clock analysis2019
Conditional phase algebra for clock analysis2019