Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Phase algebra for virtual clock and mode extraction in hierarchical designs

Phase algebra for virtual clock and mode extraction in hierarchical designs

US Patent 10558782 · Granted Feb 11, 2020

Estimated economic value: $2,410,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Automating addition of power supply rails, fences, and level translators to a mo2024
Clock-gating phase algebra for clock analysis2021
Clock-gating phase algebra for clock analysis2021
Circuit design analyzer2020
Circuit design analyzer2020
Conditional phase algebra for clock analysis2020
Conditional phase algebra for clock analysis2020
Glitch-aware phase algebra for clock analysis2020
Glitch-aware phase algebra for clock analysis2020
Clock-gating phase algebra for clock analysis2019
Clock-gating phase algebra for clock analysis2019
Phase algebra for specifying clocks and modes in hierarchical designs2019