Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Conditional phase algebra for clock analysis

Conditional phase algebra for clock analysis

US Patent 10552558 · Granted Feb 4, 2020

Estimated economic value: $2,135,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Automating addition of power supply rails, fences, and level translators to a mo2024
Clock-gating phase algebra for clock analysis2021
Clock-gating phase algebra for clock analysis2021
Circuit design analyzer2020
Circuit design analyzer2020
Phase algebra for virtual clock and mode extraction in hierarchical designs2020
Phase algebra for virtual clock and mode extraction in hierarchical designs2020
Glitch-aware phase algebra for clock analysis2020
Glitch-aware phase algebra for clock analysis2020
Clock-gating phase algebra for clock analysis2019
Clock-gating phase algebra for clock analysis2019
Phase algebra for specifying clocks and modes in hierarchical designs2019