Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Processing with reduced line end shortening ratio

Processing with reduced line end shortening ratio

US Patent 8394724 · Granted Mar 12, 2013

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Wafer level encapsulation for MEMS device2020
Integrated two-terminal device with logic device for embedded application2020
Metal-insulator-metal capacitor with improved time-dependent dielectric breakdow2019
Integrated magnetic random access memory with logic device having low-K intercon2019
Integrated two-terminal device with logic device for embedded application2019
Wafer level packaging for MEMS device2019
Methods for removal of hard mask2018
CD control2018
Integrated magnetic random access memory with logic device having low-k intercon2018
Semiconductor devices with cavities and methods for fabricating semiconductor de2018
Method of forming a via contact2017
Methods for fabricating semiconductor or micromachined devices with metal struct2017