Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Structures and methods for optimizing power consumption in an integrated chip design

Structures and methods for optimizing power consumption in an integrated chip design

US Patent 8392862 · Granted Mar 5, 2013

Estimated economic value: $5,039,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Poly-bit cells2025
Power efficient retention flip flop circuit2025
Adaptive row patterns for custom-tiled placement fabrics for mixed height cell l2024
On-the-fly multi-bit flip flop generation2024
Integrated circuit design using multi-bit combinational cells2023
CFET architecture for balancing logic library and SRAM bitcell2023
Placement and simulation of cell in proximity to cell with diffusion break2023
On-the-fly multi-bit flip flop generation2023
Construction, modeling, and mapping of multi-output cells2023
Automatic derivation of integrated circuit cell mapping rules in an engineering 2022
Placement and simulation of cell in proximity to cell with diffusion break2022
Refining multi-bit flip flops mapping without explicit de-banking and re-banking2022