Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Electronic computing circuit for operand width reduction for a modulo adder followed by saturation concurrent message processing

Electronic computing circuit for operand width reduction for a modulo adder followed by saturation concurrent message processing

US Patent 8370409 · Granted Feb 5, 2013

Estimated economic value: $5,221,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Deploying a system-specific secret in a highly resilient computer system2024
Chained manifest for key management and attestation2024
Storage encryption for a trusted execution environment2023
Trusted workload execution2023
Building and deploying an application2023
Integrated circuit chip and a method for testing the same2019
Integrated circuit chip and a method for testing the same2018
Integrated circuit chip and a method for testing the same2016
Memory control system for a non-volatile memory and control method2016
Circuit and method for detection and compensation of transistor mismatch2016
Method and apparatus for monitoring timing of critical paths2014
Binary logic unit and method to operate a binary logic unit2014