Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for delay immune and accelerated evaluation of digital circuits by compiling asynchronous completion handshaking means

Method for delay immune and accelerated evaluation of digital circuits by compiling asynchronous completion handshaking means

US Patent 8359186 · Granted Jan 22, 2013

Assignee

No assignee recorded.

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and system for synchronizing play position between main player and compan2025
Clock aware simulation vector processor2025
Synchronized playback controls for parallel viewing of video content2025
Message passing multi processor network for simulation vector processing2024
Devices and methods for lifting precast concrete domes2024
Methods, systems and devices for agent detection2022
Efficient realization of coverage collection in emulation2021
Selective execution for partitioned parallel simulations2020
Logic simulation and/or emulation which follows hardware semantics2019
Formal method for clock tree analysis and optimization2019
Retiming a design for efficient parallel simulation2017
Quasi-dynamic scheduling and dynamic scheduling for efficient parallel simulatio2016