Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Retiming a design for efficient parallel simulation

Retiming a design for efficient parallel simulation

US Patent 9558306 · Granted Jan 31, 2017

Estimated economic value: $30,379,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and system for synchronizing play position between main player and compan2025
Clock aware simulation vector processor2025
Synchronized playback controls for parallel viewing of video content2025
Message passing multi processor network for simulation vector processing2024
Selective execution for partitioned parallel simulations2020
Logic simulation and/or emulation which follows hardware semantics2019
Quasi-dynamic scheduling and dynamic scheduling for efficient parallel simulatio2016
Method for delay immune and accelerated evaluation of digital circuits by compil2013
Scalable system for simulation and emulation of electronic circuits using asymme2009
Compact processor element for a scalable digital logic verification and emulatio2009
Functional verification system2004
Tracing the change of state of a signal in a functional verification system2003