Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Formal method for clock tree analysis and optimization

Formal method for clock tree analysis and optimization

US Patent 10325046 · Granted Jun 18, 2019

Estimated economic value: $27,299,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Systems and methods for distributed and parallelized emulation processor configu2024
FPGA implementation interleaved with FPGA overlay architectures for emulation2023
FPGA implementation interleaved with FPGA overlay architectures for emulation2023
Method, product, and apparatus for a machine learning process using weight shari2023
Method, product, and apparatus for a multidimensional processing array for hardw2023
Method, product, and apparatus for a multidimensional processing array for hardw2023
Method, product, and apparatus for a machine learning process leveraging input s2023
Method, product, and apparatus for a machine learning process leveraging input s2023
Method, product, and apparatus for a machine learning process using dynamic rear2023
Method, product, and apparatus for variable precision weight management for neur2023
Method, product, and apparatus for variable precision weight management for neur2023
Information theoretic subgraph caching2022