Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for addressing and improving holds in logic networks

Method and apparatus for addressing and improving holds in logic networks

US Patent 8347250 · Granted Jan 1, 2013

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Computational array microprocessor system using non-consecutive data formatting2025
Storing incidental branch predictions to reduce latency of misprediction recover2025
Retire queue compression2025
Electronic assembly2024
Computational array microprocessor system using non-consecutive data formatting2023
Instruction cache prefetch throttle2023
Methods and systems for utilizing a master-shadow physical register file based o2023
Instruction address translation and caching for primary and alternate branch pre2023
Selectively performing ahead branch prediction based on types of branch instruct2022
Scalable matrix node engine with configurable data formats2022
Computational array microprocessor system using non-consecutive data formatting2021
Retire queue compression2021