Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Instruction address translation and caching for primary and alternate branch prediction paths

Instruction address translation and caching for primary and alternate branch prediction paths

US Patent 11579884 · Granted Feb 14, 2023

Estimated economic value: $221,364,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dynamic configuration of processor sub-components2025
Storing incidental branch predictions to reduce latency of misprediction recover2025
Retire queue compression2025
Merged branch target buffer entries2024
Merged branch target buffer entries2024
Processor with multiple fetch and decode pipelines2024
Processor with multiple op cache pipelines2024
System and method for multiplexer tree indexing2023
Instruction cache prefetch throttle2023
Methods and systems for utilizing a master-shadow physical register file based o2023
Selectively performing ahead branch prediction based on types of branch instruct2022
System and method for multiplexer tree indexing2022