Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Processor with multiple fetch and decode pipelines

Processor with multiple fetch and decode pipelines

US Patent 12039337 · Granted Jul 16, 2024

Estimated economic value: $403,462,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dynamic configuration of processor sub-components2025
Dynamic configuration of processor sub-components2025
Merged branch target buffer entries2024
Integrated circuit with anti-punch through control2024
AFE circuit and related gain amplifier2024
Processor with multiple op cache pipelines2024
Processor with multiple op cache pipelines2024
Processor with multiple op cache pipelines2024
Crosslinking agent, preparation process and uses thereof, hydrogel and biodegrad2023
Portable electronic device2023
Instruction address translation and caching for primary and alternate branch pre2023
Portable electronic device2022