Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Design-specific on chip variation de-rating factors for static timing analysis of integrated circuits

Design-specific on chip variation de-rating factors for static timing analysis of integrated circuits

US Patent 8336010 · Granted Dec 18, 2012

Estimated economic value: $8,730,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor cell blocks having non-integer multiple of cell heights2024
Method of forming a thermal shield in a monolithic 3-d integrated circuit2023
Semiconductor cell blocks having non-integer multiple of cell heights2023
Method of forming sacrificial self-aligned features for assisting die-to-die and2021
Method of forming isolation dielectrics for stacked field effect transistors (FE2021
Adaptive payment card system and process2021
Method, system, and product for generating and maintaining a physical design for2021
Method of forming a thermal shield in a monolithic 3-D integrated circuit2021
Power distribution network using buried power rail2021
Semiconductor device and method for making the same2020
Integrated circuit power distribution network2019
Payment vehicle with encrypted image2019