Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Hardware based dynamic load balancing of message passing interface tasks by modifying tasks

Hardware based dynamic load balancing of message passing interface tasks by modifying tasks

US Patent 8312464 · Granted Nov 13, 2012

Estimated economic value: $6,514,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multifunction communication interface supporting memory sharing among data proce2022
Translation invalidation in a translation cache serving an accelerator2021
Continuously available power control system2021
Integrated circuit and data processing system supporting address aliasing in an 2021
Callee condition based communication with mobile devices2021
Integrated circuit and data processing system supporting attachment of a real ad2020
Live partition mobility enabled hardware accelerator address translation fault r2020
Integrated circuit and data processing system having a configurable cache direct2020
Scalable self-healing architecture for client-server operations in transient con2020
Managed hardware accelerator address translation fault resolution utilizing a cr2020
Continuously available power control system2020
Live partition mobility enabled hardware accelerator address translation fault r2020