Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and system to optimize semiconductor products for power, performance, noise, and cost through use of variable power supply voltage compression

Method and system to optimize semiconductor products for power, performance, noise, and cost through use of variable power supply voltage compression

US Patent 8302063 · Granted Oct 30, 2012

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Product performance test binning2020
Integrated circuit chip reliability qualification using a sample-specific expect2020
Pre-test power-optimized bin reassignment following selective voltage binning2019
Methodology to prevent metal lines from current pulse damage2019
Methodology to prevent metal lines from current pulse damage2019
Critical path delay prediction2019
Product performance test binning2018
Performance matching in three-dimensional (3D) integrated circuit (IC) using bac2018
Chip performance monitoring system and method2018
Burn-in power performance optimization2018
Burn-in power performance optimization2018
Integrated circuit chip reliability qualification using a sample-specific expect2018