Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for performing static analysis optimization in a design verification system

Method and apparatus for performing static analysis optimization in a design verification system

US Patent 8296697 · Granted Oct 23, 2012

Estimated economic value: $2,654,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Constrained metric optimization of a system on chip2020
Constrained metric verification analysis of a system on chip2019
System and method for test generation with dynamic constraints using static anal2011
System and method for test generation with dynamic constraints using static anal2011
System and method for test generation with dynamic constraints using static anal2011
Method and apparatus for maximizing and managing test coverage2007
Method and apparatus for maximizing test coverage2006
System and method for test generation with dynamic constraints using static anal2004
System and method for applying flexible constraints2003
System and method for applying flexible constraints2001