Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Constrained metric optimization of a system on chip

Constrained metric optimization of a system on chip

US Patent 10607039 · Granted Mar 31, 2020

Estimated economic value: $53,516,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and system for optimizing a verification test regression2024
Method and system for optimizing a verification test regression2024
Method and system for optimizing a verification test regression2024
Method and system for optimizing a verification test regression2024
Converting analog variable delay in real number modeling code to cycle-driven si2023
Method and system for verification using combined verification data2020
Constrained metric verification analysis of a system on chip2019
Constrained metric verification analysis of a system on chip2019
Constrained metric verification analysis of a system on chip2019
Constrained metric verification analysis of a system on chip2019
Constrained metric verification analysis of a system on chip2019
Statistical sensitivity analyzer2019