Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods of grinding semiconductor wafers having improved nanotopology

Methods of grinding semiconductor wafers having improved nanotopology

US Patent 8267745 · Granted Sep 18, 2012

Estimated economic value: $13,490,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Molded semiconductor chip package with stair-step molding layer2025
Executing services across multiple trusted domains for data analysis2025
Modifying data pipeline based on services executing across multiple trusted doma2025
Arrangement and thermal management of 3D stacked dies2025
Molded chip package with anchor structures2025
Fan-out packages with warpage resistance2024
Fabricating active-bridge-coupled GPU chiplets2024
Offset-aligned three-dimensional integrated circuit2023
GPU chiplets using high bandwidth crosslinks2023
Subnet-based device allocation with geofenced attestation2023
Circuit board with compact passive component arrangement2023
Bond pads for low temperature hybrid bonding2023