Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Single-crystal semiconductor layer with heteroatomic macro-network

Single-crystal semiconductor layer with heteroatomic macro-network

US Patent 8263965 · Granted Sep 11, 2012

Estimated economic value: $5,943,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Cyclic epitaxy process to form air gap isolation for a bipolar transistor2019
Method for forming integrated circuits on a strained semiconductor substrate2016
Method for fabricating NMOS and PMOS transistors on a substrate of the SOI, in p2016
Method for making a semi-conducting substrate located on an insulation layer2016
Process for producing at least one deep trench isolation2015
Method for forming integrated circuits on a strained semiconductor substrate2014
Method of fabricating a device with a concentration gradient and the correspondi2014
Method for depositing a silicon oxide layer of same thickness on silicon and on 2013
Method of fabricating a device with a concentration gradient and the correspondi2013
Method for making a semi-conducting substrate located on an insulation layer2013
Method for manufacturing a structure of semiconductor-on-insulator type2012
Integrated electronic circuit including a thin film portion based on hafnium oxi2012