Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Phase-locked loop architecture and clock distribution system

Phase-locked loop architecture and clock distribution system

US Patent 8228102 · Granted Jul 24, 2012

Estimated economic value: $41,841,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Temperature sensor to achieve thermal stabilization of micro-ring resonator (MRR2025
On-cavity photonic integrated circuit (OCPIC) to achieve the most undercut real 2025
Technologies for chip-to-chip optical data transfer background2025
Undercut design with a bonded base cover for friendly assembly and effective the2025
Pseudo-monolithic data communication system2025
Universal transceiver container2021
Methods and apparatus for performing clock and data duty cycle correction in a h2021
Apparatus and methods for calibrating analog circuitry in an integrated circuit2021
Apparatus and methods for calibrating analog circuitry in an integrated circuit2021
Search and retrieval of keyed data maintained using a keyed database2020
Reset sequencing for reducing noise on a power distribution network2019
Integrated circuit device with field programmable optical array2019