Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Strategy to verify asynchronous links across chips

Strategy to verify asynchronous links across chips

US Patent 8209563 · Granted Jun 26, 2012

Estimated economic value: $19,388,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor device and semiconductor memory device2025
Semiconductor device and semiconductor memory device each having portions of oxi2025
Sharing memory and I/O services between nodes2025
Extending multichip package link off package2025
Systems for high-speed computing using an optical interchange2025
Memory sparing to improve chip reliability2025
Off-chip memory backed reliable transport connection cache hardware architecture2024
Vector reductions using shared scratchpad memory2024
Interleaving memory requests to accelerate memory accesses2024
Data processing on memory controller2023
Real-time server capacity optimization tool using maximum predicted value of res2022
Data processing on memory controller2022