Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › L1 flush mechanism to flush cache for power down and handle coherence during flush and/or after power down

L1 flush mechanism to flush cache for power down and handle coherence during flush and/or after power down

US Patent 8171326 · Granted May 1, 2012

Estimated economic value: $99,110,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Scalable cache coherency protocol2025
Scalable cache coherency protocol2024
Scalable system on a chip2024
Scalable cache coherency protocol2024
Power sense correction for power budget estimator2023
Scalable cache coherency protocol2023
Power sense correction for power budget estimator2022
Adaptive thermal control system2022
Fetch predition circuit for reducing power consumption in a processor2021
Combined transparent/non-transparent cache2020
Integrated circuit with separate supply voltage for memory that is different fro2019
Integrated circuit with separate supply voltage for memory that is different fro2019